Sciweavers

148 search results - page 25 / 30
» The Challenges of Hardware Synthesis from C-Like Languages
Sort
View
MOMPES
2008
IEEE
15 years 4 months ago
Architectural Concurrency Equivalence with Chaotic Models
During its lifetime, embedded systems go through multiple changes to their runtime architecture. That is, threads, processes, and processor are added or removed to/from the softwa...
Dionisio de Niz
ICCAD
1997
IEEE
69views Hardware» more  ICCAD 1997»
15 years 2 months ago
Speeding up technology-independent timing optimization by network partitioning
Technology-independenttimingoptimizationis animportantproblem in logic synthesis. Although many promising techniques have been proposed in the past, unfortunately they are quite s...
Rajat Aggarwal, Rajeev Murgai, Masahiro Fujita
93
Voted
IDEAS
2002
IEEE
135views Database» more  IDEAS 2002»
15 years 3 months ago
On Implicate Discovery and Query Optimization
Boolean expression simplification is a well-known problem in the history of Computer Science. The problem of determining prime implicates from an arbitrary Boolean expression has...
Kristofer Vorwerk, G. N. Paulley
EWSN
2008
Springer
15 years 9 months ago
Discovery of Frequent Distributed Event Patterns in Sensor Networks
Today it is possible to deploy sensor networks in the real world and collect large amounts of raw sensory data. However, it remains a major challenge to make sense of sensor data, ...
Kay Römer
ICECCS
2005
IEEE
125views Hardware» more  ICECCS 2005»
15 years 3 months ago
Model Checking Live Sequence Charts
Live Sequence Charts (LSCs) are a broad extension to Message Sequence Charts (MSCs) to capture complex interobject communication rigorously. A tool support for LSCs, named PlayEng...
Jun Sun 0001, Jin Song Dong