Sciweavers

15840 search results - page 293 / 3168
» The Control of Synchronous Systems
Sort
View
FPL
2010
Springer
155views Hardware» more  FPL 2010»
15 years 2 months ago
Design and Implementation of Real-Time Transactional Memory
Transactional memory is a promising, optimistic synchronization mechanism for chip-multiprocessor systems. The simplicity of atomic sections, instead of using explicit locks, is al...
Martin Schoeberl, Peter Hilber
HPCC
2005
Springer
15 years 9 months ago
Lazy Home-Based Protocol: Combining Homeless and Home-Based Distributed Shared Memory Protocols
Abstract. This paper presents our novel protocol design and implementation of an all-software page-based DSM system. The protocol combines the advantages of homeless and home-based...
Byung-Hyun Yu, Paul Werstein, Martin K. Purvis, St...
ASYNC
2002
IEEE
115views Hardware» more  ASYNC 2002»
15 years 9 months ago
Point to Point GALS Interconnect
Reliable, low-latency channel communication between independent clock domains may be achieved using a combination of clock pausing techniques, self-calibrating delay lines and an ...
George S. Taylor, Simon W. Moore, Robert D. Mullin...
138
Voted
PC
2008
119views Management» more  PC 2008»
15 years 4 months ago
GREMLINS: a large sparse linear solver for grid environment
Traditional large sparse linear solvers are not suited in a grid computing environment as they require a large amount of synchronization and communication penalizing the performan...
Raphaël Couturier, Christophe Denis, Fabienne...
TII
2010
146views Education» more  TII 2010»
14 years 10 months ago
PAUC: Power-Aware Utilization Control in Distributed Real-Time Systems
Abstract--CPU utilization control has recently been demonstrated to be an effective way of meeting end-to-end deadlines for distributed real-time systems running in unpredictable e...
Xiaorui Wang, Xing Fu, Xue Liu, Zonghua Gu