Sciweavers

4190 search results - page 78 / 838
» The Cost of Design
Sort
View
AES
2005
Springer
137views Cryptology» more  AES 2005»
14 years 11 months ago
Design of a multimedia processor based on metrics computation
Media-processing applications, such as signal processing, 2D and 3D graphics rendering, and image compression, are the dominant workloads in many embedded systems today. The real-...
Nader Ben Amor, Yannick Le Moullec, Jean-Philippe ...
DATE
2009
IEEE
168views Hardware» more  DATE 2009»
15 years 6 months ago
Selective state retention design using symbolic simulation
Abstract—Addressing both standby and active power is a major challenge in developing System-on-Chip designs for batterypowered products. Powering off sections of logic or memorie...
Ashish Darbari, Bashir M. Al-Hashimi, David Flynn,...
SASO
2009
IEEE
15 years 6 months ago
Generic Self-Adaptation to Reduce Design Effort for System-on-Chip
We investigate a generic self-adaptation method to reduce the design effort for System-on-Chip (SoC). Previous self-adaptation solutions at chip-level use circuitries which have b...
Andreas Bernauer, Oliver Bringmann, Wolfgang Rosen...
SEDE
2007
15 years 1 months ago
Case study: A tool centric approach for fault avoidance in microchip designs
— Achieving reliability in fault tolerant systems requires both avoidance and redundancy. This study focuses on avoidance as it pertains to the design of microchips. The lifecycl...
Clemente Izurieta
ARC
2010
Springer
183views Hardware» more  ARC 2010»
15 years 2 days ago
Integrated Design Environment for Reconfigurable HPC
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
Lilian Janin, Shoujie Li, Doug Edwards