Sciweavers

2663 search results - page 46 / 533
» The Design, Implementation, and Evaluation of Jade
Sort
View
ASYNC
2004
IEEE
133views Hardware» more  ASYNC 2004»
15 years 1 months ago
An Asynchronous, Iterative Implementation of the Original Booth Multiplication Algorithm
One of the main reasons for using asynchronous design is that it offers the opportunity to exploit the datadependent latency of many operations in order to achieve low-power, high...
Aristides Efthymiou, W. Suntiamorntut, Jim D. Gars...
GLOBECOM
2009
IEEE
15 years 4 months ago
Development Framework for Implementing FPGA-Based Cognitive Network Nodes
—This paper identifies important features a cognitive radio framework should provide, namely a virtual architecture ware abstraction, an adaptive run-time system for managing co...
Jorg Lotze, Suhaib A. Fahmy, Juanjo Noguera, Baris...
WH
2010
171views Healthcare» more  WH 2010»
14 years 4 months ago
Evaluation of body sensor network platforms: a design space and benchmarking analysis
Body Sensor Networks (BSNs) consist of sensor nodes deployed on the human body for health monitoring. Each sensor node is implemented by interfacing a physiological sensor with a ...
Sidharth Nabar, Ayan Banerjee, Sandeep K. S. Gupta...
IWC
2008
99views more  IWC 2008»
14 years 9 months ago
Pedagogy and usability in interactive algorithm visualizations: Designing and evaluating CIspace
Interactive algorithm visualizations (AVs) are powerful tools for teaching and learning concepts that are difficult to describe with static media alone. However, while countless A...
Saleema Amershi, Giuseppe Carenini, Cristina Conat...
MICRO
2008
IEEE
92views Hardware» more  MICRO 2008»
15 years 4 months ago
Online design bug detection: RTL analysis, flexible mechanisms, and evaluation
Higher level of resource integration and the addition of new features in modern multi-processors put a significant pressure on their verification. Although a large amount of res...
Kypros Constantinides, Onur Mutlu, Todd M. Austin