Sciweavers

5005 search results - page 108 / 1001
» The Design and Analysis of Parallel Algorithms
Sort
View
94
Voted
ICCAD
2001
IEEE
91views Hardware» more  ICCAD 2001»
15 years 9 months ago
A System for Synthesizing Optimized FPGA Hardware from MATLAB
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
Malay Haldar, Anshuman Nayak, Alok N. Choudhary, P...
ATVA
2008
Springer
127views Hardware» more  ATVA 2008»
15 years 2 months ago
DiVinE Multi-Core - A Parallel LTL Model-Checker
We present a tool for parallel shared-memory enumerative LTL model-checking and reachability analysis. The tool is based on distributed-memory algorithms reimplemented specifically...
Jiri Barnat, Lubos Brim, Petr Rockai
108
Voted
IPPS
1999
IEEE
15 years 5 months ago
Tailor-Made Operating Systems for Embedded Parallel Applications
This paper presents the Pure/Epos approach to deal with the high complexity of adaptable operating systems and also to diminish the distance between application and operating syste...
Antônio Augusto Fröhlich, Wolfgang Schr...
146
Voted
HPCA
2008
IEEE
16 years 1 months ago
System level analysis of fast, per-core DVFS using on-chip switching regulators
Portable, embedded systems place ever-increasing demands on high-performance, low-power microprocessor design. Dynamic voltage and frequency scaling (DVFS) is a well-known techniq...
Wonyoung Kim, Meeta Sharma Gupta, Gu-Yeon Wei, Dav...
139
Voted
ICALP
1994
Springer
15 years 4 months ago
Simple Fast Parallel Hashing
A hash table is a representation of a set in a linear size data structure that supports constanttime membership queries. We show how to construct a hash table for any given set of...
Joseph Gil, Yossi Matias