867 search results - page 56 / 174 » The Design and Performance of a Conflict-Avoiding Cache |
HPCA
2000
IEEE
15 years 4 months ago
2000
IEEE
We are attacking the memory bottleneck by building a “smart” memory controller that improves effective memory bandwidth, bus utilization, and cache efficiency by letting appl...
IEEEPACT
1998
IEEE
15 years 4 months ago
1998
IEEE
The SGI Origin 2000 is designedto support a wide range of applications and has low local and remote memory latencies. However, it often has a high ratio of remote to local misses....
100
click to vote
ISCA
2010
IEEE
15 years 4 months ago
2010
IEEE
DRAM vendors have traditionally optimized the cost-perbit metric, often making design decisions that incur energy penalties. A prime example is the overfetch feature in DRAM, wher...
110
click to vote
ISCA
2000
IEEE
15 years 3 months ago
2000
IEEE
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
PPOPP
1997
ACM
15 years 4 months ago
1997
ACM
Global addressing of shared data simplifies parallel programming and complements message passing models commonly found in distributed memory machines. A number of programming sys...