Sciweavers

1493 search results - page 192 / 299
» The Design of a Parallel Graphics Interface
Sort
View
EDOC
1997
IEEE
15 years 7 months ago
Interactive Configuration Management for Distributed Object Systems
This paper describes an environment for interactive configuration management of the software components comprising a distributed enterprise application. The environment permits on...
Halldor Fosså, Morris Sloman
ISCA
2011
IEEE
313views Hardware» more  ISCA 2011»
14 years 7 months ago
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template
A growing body of work has compiled a strong case for the single-ISA heterogeneous multi-core paradigm. A single-ISA heterogeneous multi-core provides multiple, differently-design...
Niket Kumar Choudhary, Salil V. Wadhavkar, Tanmay ...
PPL
2008
185views more  PPL 2008»
15 years 3 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
DAC
2009
ACM
16 years 4 months ago
Event-driven gate-level simulation with GP-GPUs
Logic simulation is a critical component of the design tool flow in modern hardware development efforts. It is used widely ? from high-level descriptions down to gate-level ones ?...
Debapriya Chatterjee, Andrew DeOrio, Valeria Berta...
SIGGRAPH
2010
ACM
15 years 7 months ago
Popup: automatic paper architectures from 3D models
Paper architectures are 3D paper buildings created by folding and cutting. The creation process of paper architecture is often laborintensive and highly skill-demanding, even with...
Xian-Ying Li, Chao-Hui Shen, Shi-Sheng Huang, Tao ...