Sciweavers

1493 search results - page 242 / 299
» The Design of a Parallel Graphics Interface
Sort
View
PVM
2007
Springer
15 years 6 months ago
An Evaluation of Open MPI's Matching Transport Layer on the Cray XT
Open MPI was initially designed to support a wide variety of high-performance networks and network programming interfaces. Recently, Open MPI was enhanced to support networks that ...
Richard L. Graham, Ron Brightwell, Brian Barrett, ...
HOTI
2005
IEEE
15 years 5 months ago
Initial Performance Evaluation of the Cray SeaStar Interconnect
The Cray SeaStar is a new network interface and router for the Cray Red Storm and XT3 supercomputer. The SeaStar was designed specifically to meet the performance and reliability...
Ron Brightwell, Kevin T. Pedretti, Keith D. Underw...
PPAM
2005
Springer
15 years 5 months ago
Towards Distributed Monitoring and Performance Analysis Services in the K-WfGrid Project
The complexity and the dynamics of the Grid environment and of the emering workflow-based applications on the Grid require novel performance monitoring and analysis services in or...
Hong Linh Truong, Bartosz Balis, Marian Bubak, Jak...
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
15 years 5 months ago
In-system FPGA prototyping of an itanium microarchitecture
We describe an effort to prototype an Itanium microarchitecture using an FPGA. The microarchitecture model is written in the Bluespec hardware description language (HDL) and suppo...
Roland E. Wunderlich, James C. Hoe
ASYNC
2003
IEEE
86views Hardware» more  ASYNC 2003»
15 years 5 months ago
A High-Speed Clockless Serial Link Transceiver
We present a high-speed, clockless, serial link transceiver for inter-chip communication in asynchronous VLSI systems. Serial link transceivers achieve high offchip data rates by ...
John Teifel, Rajit Manohar