Sciweavers

2155 search results - page 139 / 431
» The EM-X Parallel Computer: Architecture and Basic Performan...
Sort
View
IPPS
2008
IEEE
15 years 11 months ago
Adaptive and dynamic intrusion detection by means of idiotypic networks paradigm
—In this paper we present a novel intrusion detection architecture based on Idiotypic Network Theory (INIDS), that aims at dealing with large scale network attacks featuring vari...
Marek Ostaszewski, Pascal Bouvry, Franciszek Sered...
ICPR
2004
IEEE
16 years 6 months ago
From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers
Parallel processors such as SIMD computers have been successfully used in various areas of high performance image and data processing. Due to their characteristics of highly regula...
Jie Han, Pieter Jonker
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
16 years 5 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria
IPPS
1999
IEEE
15 years 9 months ago
Experimental Evaluation of QSM, a Simple Shared-Memory Model
Parallel programming models should attempt to satisfy two conflicting goals. On one hand, they should hide architectural details so that algorithm designers can write simple, port...
Brian Grayson, Michael Dahlin, Vijaya Ramachandran
SWAT
1992
Springer
101views Algorithms» more  SWAT 1992»
15 years 9 months ago
Parallel Algorithms for Priority Queue Operations
This paper presents parallel algorithms for priority queue operations on a p-processor EREWPRAM. The algorithms are based on a new data structure, the Min-path Heap (MH), which is...
Maria Cristina Pinotti, Geppino Pucci