2155 search results - page 146 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
133
Voted
ICSOC
2005
Springer
15 years 10 months ago
2005
Springer
In the area of network monitoring a lot of tools are already available to measure a variety of metrics. However, these tools are often limited to a single administrative domain so ...
138
Voted
IPPS
2005
IEEE
15 years 10 months ago
2005
IEEE
As semiconductor feature sizes decrease, interconnect delay is becoming a dominant component of processor cycle times. This creates a critical need to shift microarchitectural des...
143
click to vote
SC
2009
ACM
15 years 11 months ago
2009
ACM
In this paper, we present an early performance evaluation of a 624-core cluster based on the Intel® Xeon® Processor 5560 (code named “Nehalem-EP”, and referred to as Xeon 55...
136
click to vote
IPPS
2006
IEEE
15 years 11 months ago
2006
IEEE
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
136
click to vote
HPCA
2007
IEEE
16 years 5 months ago
2007
IEEE
Task-selection policies are critical to the performance of any architecture that uses speculation to extract parallel tasks from a sequential thread. This paper demonstrates that ...