2155 search results - page 159 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
157
click to vote
IPPS
2010
IEEE
15 years 2 months ago
2010
IEEE
Recently, there has been strong interest in large-scale simulations of biological spiking neural networks (SNN) to model the human brain mechanisms and capture its inference capabi...
141
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
—The sustained push for performance, transistor count, and instruction level parallelism has reached a point where chip level power density issues are at the forefront of design ...
143
click to vote
IEEEPACT
2002
IEEE
15 years 10 months ago
2002
IEEE
Traditional compilers perform their code generation tasks based on a fixed, pre-determined instruction set. This paper describes the implementation of a compiler that determines ...
143
Voted
IPPS
2006
IEEE
15 years 11 months ago
2006
IEEE
In this paper, we present a dynamically reconfigurable cache architecture using adaptive block allocation policy analyzed by means of simulation. Our main objectives are: to propo...
141
Voted
CCGRID
2006
IEEE
15 years 11 months ago
2006
IEEE
As the scale of cluster computing grows, it is becoming hard for long-running applications to complete without facing failures on large-scale clusters. To address this issue, chec...