2155 search results - page 300 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
192
click to vote
IPPS
1999
IEEE
15 years 10 months ago
1999
IEEE
Abstract. Our work involves the development of a prototype Geographical Information System GIS as an example of the use of process networks as a well-de ned high-level semantic mod...
151
click to vote
SIPS
2008
IEEE
16 years 13 days ago
2008
IEEE
This paper presents a low-complexity, high-speed 4-dimensional 8-ary Phase Shift Keying Trellis Coded Modulation (4-D 8PSK TCM) decoder. In the design, an efficient architecture f...
148
click to vote
ARITH
2005
IEEE
15 years 11 months ago
2005
IEEE
In this paper we propose an architecture for the computation of the double—precision floating—point multiply—add fused (MAF) operation A + (B × C) that permits to compute ...
175
click to vote
ICCS
2009
Springer
16 years 19 days ago
2009
Springer
The development of optimized codes is time-consuming and requires extensive architecture, compiler, and language expertise, therefore, computational scientists are often forced to ...
155
click to vote
IEEEPACT
2005
IEEE
15 years 11 months ago
2005
IEEE
Dynamic optimization has the potential to adapt the program’s behavior at run-time to deliver performance improvements over static optimization. Dynamic optimization systems usu...