2155 search results - page 370 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
120
click to vote
CF
2006
ACM
15 years 10 months ago
2006
ACM
In this paper, we present a nano-scale reconfigurable mesh that is interconnected with ferromagnetic spin-wave buses. The architecture described here, while requiring the same num...
183
click to vote
ITNG
2010
IEEE
15 years 3 months ago
2010
IEEE
—The increase in computational power of off-the-shelf hardware offers more and more advantageous tradeoffs among efficiency, cost and availability, thus enhancing the feasibil...
136
click to vote
MOBICOM
2006
ACM
15 years 10 months ago
2006
ACM
Flash crowds and high concentrations of users in wireless LANs (WLANs) cause significant interference problems and unsustainable load at access points. This leads to poor connect...
148
click to vote
CCGRID
2002
IEEE
15 years 9 months ago
2002
IEEE
Despite the large research efforts in the SW–DSM community, this technology has not yet been adapted widely for significant codes beyond benchmark suites. One of the reasons co...
122
click to vote
ICS
1998
Tsinghua U.
15 years 9 months ago
1998
Tsinghua U.
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...