2155 search results - page 76 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
133
click to vote
PACT
2005
Springer
15 years 10 months ago
2005
Springer
Abstract. We use an enhanced operational semantics to infer quantitative measures on systems describing cryptographic protocols. System transitions carry enhanced labels. We assign...
125
click to vote
HPCA
2005
IEEE
16 years 4 months ago
2005
IEEE
Simultaneous multithreading (SMT) and chip multiprocessing (CMP) both allow a chip to achieve greater throughput, but their relative energy-efficiency and thermal properties are s...
126
click to vote
AINA
2008
IEEE
15 years 11 months ago
2008
IEEE
The paper introduces a peer-to-peer system called P2PRIV (peer-to-peer direct and anonymous distribution overlay). Basic novel features of P2PRIV are: (i) a peer-to-peer parallel ...
135
click to vote
CAMP
2000
IEEE
15 years 9 months ago
2000
IEEE
This paper presents an FPGA based architecture for high speed edge and corner detection. Applications targeted are in high speed computer vision (i.e. more than 100 images per sec...
123
click to vote
HPCA
2008
IEEE
16 years 4 months ago
2008
IEEE
A microprocessor's performance is fundamentally limited by the rate at which it can resolve branch mispredictions. Control independence (CI) architectures look for useful con...