2155 search results - page 91 / 431 » The EM-X Parallel Computer: Architecture and Basic Performan... |
137
click to vote
HICSS
1995
IEEE
15 years 8 months ago
1995
IEEE
The architecture for a shared memory CPU is described. The CPU allows for parallelism down to the level of single instructions and is tolerant of memory latency. All executable in...
151
click to vote
TOMACS
1998
15 years 4 months ago
1998
architectures at multiple levels of abstraction, encompassing both hardware and software. It has five modes of operation (Design, Model Validation, Build Simulation, Simulate Syste...
141
click to vote
ERSA
2004
15 years 6 months ago
2004
Modern reconfigurable computing systems feature powerful hybrid architectures with multiple microprocessor cores, large reconfigurable logic arrays and distributed memory hierarch...
153
click to vote
SIGGRAPH
1994
ACM
15 years 8 months ago
1994
ACM
This paper describes the design and implementation of IRIS Performer, a toolkit for visual simulation, virtual reality, and other real-time 3D graphics applications. The principal...
143
click to vote
DAC
2002
ACM
16 years 5 months ago
2002
ACM
With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneous...