Sciweavers

245 search results - page 12 / 49
» The Effect of Buffering on the Performance of R-Trees
Sort
View
ICAS
2005
IEEE
130views Robotics» more  ICAS 2005»
15 years 3 months ago
Reno Friendly TCP Westwood based on Router Buffer Estimation
— TCP Reno versions are widely used in current network, however it has been actualized that their throughput deteriorates in high-speed network and wireless environments. To over...
Kazumi Kaneko, Jiro Katto
DAMON
2009
Springer
15 years 4 months ago
Cache-conscious buffering for database operators with state
Database processes must be cache-efficient to effectively utilize modern hardware. In this paper, we analyze the importance of temporal locality and the resultant cache behavior ...
John Cieslewicz, William Mee, Kenneth A. Ross
DSN
2008
IEEE
15 years 3 months ago
Combined circuit and microarchitecture techniques for effective soft error robustness in SMT processors
As semiconductor technology scales, reliability is becoming an increasingly crucial challenge in microprocessor design. The rSRAM and voltage scaling are two promising circuit-lev...
Xin Fu, Tao Li, José A. B. Fortes
ISQED
2002
IEEE
72views Hardware» more  ISQED 2002»
15 years 2 months ago
Inductance Aware Interconnect Scaling
This paper introduces a new global-tier interconnect scaling scheme which ensures that inductance effects do not start dominating the overall interconnect performance. It is shown...
Kaustav Banerjee, Amit Mehrotra
OSDI
2004
ACM
15 years 9 months ago
Program-Counter-Based Pattern Classification in Buffer Caching
Program-counter-based (PC-based) prediction techniques have been shown to be highly effective and are widely used in computer architecture design. In this paper, we explore the op...
Chris Gniady, Ali Raza Butt, Y. Charlie Hu