Sciweavers

392 search results - page 68 / 79
» The Entropy of FPGA Reconfiguration
Sort
View
TC
2010
14 years 8 months ago
Reconfigurable Hardware Implementations of Tweakable Enciphering Schemes
Tweakable enciphering schemes are length preserving block cipher modes of operation that provide a strong pseudo-random permutation. It has been suggested that these schemes can b...
Cuauhtemoc Mancillas-López, Debrup Chakrabo...
ICIP
2009
IEEE
14 years 11 months ago
Towards a comprehensive RVC VTL: A CAL description of an efficient AVC baseline encoder
The Video Tool Library (VTL) is one of the major normative components of the Reconfigurable Video Coding (RVC) standard. It specifies the set of functional units (FUs) that may be...
Hussein Aman-Allah, Ehab Hanna, Karim Maarouf, Iha...
ICRA
2007
IEEE
160views Robotics» more  ICRA 2007»
15 years 7 months ago
Morphing Bus: A rapid deployment computing architecture for high performance, resource-constrained robots
— For certain applications, field robotic systems require small size for cost, weight, access, stealth or other reasons. Small size results in constraints on critical resources s...
Colin D'Souza, Byung Hwa Kim, Richard M. Voyles
AAAI
1998
15 years 2 months ago
Evolvable Hardware Chip for High Precision Printer Image Compression
This paper describes a data compression chip for the high-precision electrophotographic printer using Evolvable Hardware (EHW). EHW is a new hardware paradigm which combines Genet...
Hidenori Sakanashi, Mehrdad Salami, Masaya Iwata, ...
CORR
2010
Springer
198views Education» more  CORR 2010»
15 years 1 months ago
Space and the Synchronic A-Ram
Space is a spatial programming language designed to exploit the massive parallelism available in a formal model of computation called the Synchronic A-Ram, and physically related ...
Alexander Victor Berka