Sciweavers

2296 search results - page 6 / 460
» The Expressive Power of Synchronizations
Sort
View
ICCS
2007
Springer
15 years 5 months ago
Implementation of the Parallel Superposition in Bulk-Synchronous Parallel ML
Abstract. Bulk-Synchronous Parallel ML (BSML) is a functional dataparallel language to code Bulk-Synchronous Parallel (BSP) algorithms. It allows an estimation of execution time, a...
Frédéric Gava
DAC
2000
ACM
16 years 13 days ago
The use of carry-save representation in joint module selection and retiming
Joint module selection and retiming is a powerful technique to optimize the implementation cost and the speed of a circuit specified using a synchronous data-flow graph (DFG). In ...
Zhan Yu, Kei-Yong Khoo, Alan N. Willson Jr.
ISLPED
2006
ACM
105views Hardware» more  ISLPED 2006»
15 years 5 months ago
Reducing power through compiler-directed barrier synchronization elimination
Interprocessor synchronization, while extremely important for ensuring execution correctness, can be very costly in terms of both power and performance overheads. Unfortunately, m...
Mahmut T. Kandemir, Seung Woo Son
SENSYS
2009
ACM
15 years 6 months ago
Low-power clock synchronization using electromagnetic energy radiating from AC power lines
Clock synchronization is highly desirable in many sensor networking applications. It enables event ordering, coordinated actuation, energy-efficient communication and duty cyclin...
Anthony Rowe, Vikram Gupta, Ragunathan Rajkumar
TPDS
2010
98views more  TPDS 2010»
14 years 9 months ago
The Synchronization Power of Coalesced Memory Accesses
—Multicore architectures have established themselves as the new generation of computer architectures. As part of the one core to many cores evolution, memory access mechanisms ha...
Phuong Hoai Ha, Philippas Tsigas, Otto J. Anshus