Sciweavers

164 search results - page 27 / 33
» The Future Is Parallel But It May Not Be Easy
Sort
View
ISCA
2008
IEEE
143views Hardware» more  ISCA 2008»
14 years 10 months ago
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory
Current hardware transactional memory systems seek to simplify parallel programming, but assume that large transactions are rare, so it is acceptable to penalize their performance...
Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael...
TVLSI
2008
115views more  TVLSI 2008»
14 years 9 months ago
Outer Loop Pipelining for Application Specific Datapaths in FPGAs
Most hardware compilers apply loop pipelining to increase the parallelism achieved, but pipelining is restricted to the only innermost level in a nested loop. In this work we exten...
Kieron Turkington, Turkington A. Constantinides, K...
ISORC
2002
IEEE
15 years 2 months ago
Handling Aperiodic Tasks in Diverse Real-Time Systems via Plug-Ins
Functionality for various services of scheduling algorithms is typically provided as extensions to a basic algorithm. Aperiodic task handling, guarantees, etc., are integrated wit...
Tomas Lennvall, Gerhard Fohler, Björn Lindber...
IPPS
2005
IEEE
15 years 3 months ago
Security-Driven Heuristics and A Fast Genetic Algorithm for Trusted Grid Job Scheduling
In this paper, our contributions are two-fold: First, we enhance the Min-Min and Sufferage heuristics under three risk modes driven by security concerns. Second, we propose a new ...
Shanshan Song, Yu-Kwong Kwok, Kai Hwang
WWW
2004
ACM
15 years 10 months ago
C3W: clipping, connecting and cloning for the web
Many of today's Web applications support just simple trial-anderror retrievals: supply one set of parameters, obtain one set of results. For a user who wants to examine a num...
Aran Lunzer, Jun Fujima, Kasper Hornbæk, Yuz...