Sciweavers

617 search results - page 6 / 124
» The General Architecture of Generation in ACORD
Sort
View
DAC
2002
ACM
15 years 10 months ago
High-Level specification and automatic generation of IP interface monitors
A central problem in functional verification is to check that a circuit block is producing correct outputs while enforcing that the environment is providing legal inputs. To attac...
Marcio T. Oliveira, Alan J. Hu
DAC
1999
ACM
15 years 1 months ago
Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor
As the sizes of general and special purpose processors increase rapidly, generating high quality manufacturing tests which can be run at native speeds is becoming a serious proble...
Raghuram S. Tupuri, Arun Krishnamachary, Jacob A. ...
COMPSAC
1999
IEEE
15 years 1 months ago
Initial Design of the "Plug-n-Analyze" Framework for Architecture Tradeoff Analysis
This paper presents an initial design of the "Plug-nAnalyze" framework for the tradeoff analysisin determining architecture alternatives that have different strength and...
Hoh In, Ana Erendira Flores-Mendoza
75
Voted
EDO
2005
Springer
15 years 3 months ago
Generating connectors for heterogeneous deployment
re connector is an abstraction capturing interactions among components. Apart from middleware independence, connectors provide additional services (e.g., adaptation, synchronizati...
Ondrej Galik, Tomás Bures
SBCCI
2005
ACM
185views VLSI» more  SBCCI 2005»
15 years 3 months ago
Automatic generation of test sets for SBST of microprocessor IP cores
Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Cur...
Ernesto Sánchez, Matteo Sonza Reorda, Giova...