Sciweavers

1516 search results - page 161 / 304
» The Increasing Nvalue Constraint
Sort
View
GI
2001
Springer
15 years 8 months ago
Improving Goodput by Relaying in Transmission-Power-Limited Wireless Systems
In wireless communication systems, the capacity of a cell (the amount of correctly delivered traffic in unit time) is a precious resource that can not be arbitrarily increased. T...
Seble Mengesha, Holger Karl, Adam Wolisz
IPPS
1999
IEEE
15 years 8 months ago
Exploiting Application Tunability for Efficient, Predictable Parallel Resource Management
Parallel computing is becoming increasing central and mainstream, driven both by the widespread availability of commodity SMP and high-performance cluster platforms, as well as th...
Fangzhe Chang, Vijay Karamcheti, Zvi M. Kedem
VLSID
1999
IEEE
93views VLSI» more  VLSID 1999»
15 years 8 months ago
Spec-Based Repeater Insertion and Wire Sizing for On-chip Interconnect
Recently Lillis, et al. presented an elegant dynamic programming approach to RC interconnect delay optimization through driver sizing, repeater insertion, and, wire sizing which e...
Noel Menezes, Chung-Ping Chen
ICS
1999
Tsinghua U.
15 years 8 months ago
Reorganizing global schedules for register allocation
Instruction scheduling is an important compiler technique for exploiting more instruction-level parallelism (ILP) in high-performance microprocessors, and in this paper, we study ...
Gang Chen, Michael D. Smith
ASPDAC
2005
ACM
89views Hardware» more  ASPDAC 2005»
15 years 5 months ago
Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction
Power has become an increasingly important design constraint for FPGAs in nanometer technologies, and global interconnects should be the focus of FPGA power reduction as they cons...
Yan Lin, Fei Li, Lei He