Sciweavers

3872 search results - page 306 / 775
» The Java memory model
Sort
View
DAC
2002
ACM
16 years 4 months ago
DRG-cache: a data retention gated-ground cache for low power
In this paper we propose a novel integrated circuit and architectural level technique to reduce leakage power consumption in high performance cache memories using single Vt (trans...
Amit Agarwal, Hai Li, Kaushik Roy
MICRO
2007
IEEE
184views Hardware» more  MICRO 2007»
15 years 10 months ago
Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures
The recent design shift towards multicore processors has spawned a significant amount of research in the area of program parallelization. The future abundance of cores on a singl...
Michael L. Chu, Rajiv A. Ravindran, Scott A. Mahlk...
ATAL
2010
Springer
15 years 5 months ago
Planning against fictitious players in repeated normal form games
Planning how to interact against bounded memory and unbounded memory learning opponents needs different treatment. Thus far, however, work in this area has shown how to design pla...
Enrique Munoz de Cote, Nicholas R. Jennings
154
Voted
MOBIHOC
2009
ACM
15 years 8 months ago
A state-based battery model for nodes' lifetime estimation in wireless sensor networks
We address the problem of estimating the remaining energy of a node battery in wireless sensor networks. To solve this issue, we provide an on-line battery model that requires lim...
Joseph Rahmé, Khaldoun Al Agha
ESANN
2004
15 years 5 months ago
Computational model of amygdala network supported by neurobiological data
Abstract. The amygdala has repeatedly been involved in the processing of emotional reactions and conditioning. This paper presents a neurobiologically inspired computational model ...
Mélanie Falgairolle, Agnès Gorge, Je...