Sciweavers

3872 search results - page 359 / 775
» The Java memory model
Sort
View
IOLTS
2005
IEEE
163views Hardware» more  IOLTS 2005»
15 years 10 months ago
Modeling Soft-Error Susceptibility for IP Blocks
As device geometries continue to shrink, single event upsets are becoming of concern to a wider spectrum of system designers. These “soft errors” can be a nuisance or catastro...
Robert C. Aitken, Betina Hold
ICCAD
2004
IEEE
97views Hardware» more  ICCAD 2004»
16 years 1 months ago
Statistical design and optimization of SRAM cell for yield enhancement
In this paper, we have analyzed ond modeled the fiilure probabilities ofSRAM cells due to process parameter variations. A method to predict the yield of a memoiy chip based on the...
Saibal Mukhopadhyay, Hamid Mahmoodi-Meimand, Kaush...
DSD
2005
IEEE
98views Hardware» more  DSD 2005»
15 years 10 months ago
On LUT Cascade Realizations of FIR Filters
This paper first defines the n-input q-output WS function, as a mathematical model of the combinational part of the distributed arithmetic of a finite impulse response (FIR) ...
Tsutomu Sasao, Yukihiro Iguchi, Takahiro Suzuki
ICCS
2005
Springer
15 years 10 months ago
A Comparative Study of Acceleration Techniques for Geometric Visualization
Abstract. Nowadays computer graphics hardware presents a series of characteristics, such as AGP memory, vertex cache, etc., that can be used for real-time rendering. The aim of thi...
Pascual Castelló, J. Francisco Ramos, Migue...
DATE
2003
IEEE
122views Hardware» more  DATE 2003»
15 years 9 months ago
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs
We present a framework (Real-Time Calculus) for analysing various system properties pertaining to timing analysis, loads on various components and on-chip buffer memory requiremen...
Samarjit Chakraborty, Simon Künzli, Lothar Th...