Sciweavers

3872 search results - page 399 / 775
» The Java memory model
Sort
View
3DIC
2009
IEEE
146views Hardware» more  3DIC 2009»
15 years 11 months ago
A routerless system level interconnection network for 3D integrated systems
- This paper describes a new architectural paradigm for fully connected, single-hop system level interconnection networks. The architecture is scalable enough to meet the needs of ...
Kelli Ireland, Donald M. Chiarulli, Steven P. Levi...
ICALP
2009
Springer
15 years 11 months ago
Names Trump Malice: Tiny Mobile Agents Can Tolerate Byzantine Failures
Abstract. We introduce a new theoretical model of ad hoc mobile computing in which agents have severely restricted memory, highly unpredictable movement and no initial knowledge of...
Rachid Guerraoui, Eric Ruppert
ISQED
2000
IEEE
91views Hardware» more  ISQED 2000»
15 years 9 months ago
Probabilistic Bottom-Up RTL Power Estimation
We address the problem of power estimation at the register-transfer level (RTL). At this level, the circuit is described in terms of a set of interconnected memory elements and co...
Ricardo Ferreira, A.-M. Trullemans, José C....
169
Voted
EELC
2006
121views Languages» more  EELC 2006»
15 years 8 months ago
Simulating Meaning Negotiation Using Observational Language Games
In this article, we study the emergence of associations between words and concepts using the self-organizing map. In particular, we explore the meaning negotiations among communica...
Tiina Lindh-Knuutila, Timo Honkela, Krista Lagus
CORR
2008
Springer
103views Education» more  CORR 2008»
15 years 4 months ago
The Capacity Region of the Degraded Finite-State Broadcast Channel
We consider the discrete, time-varying broadcast channel with memory, under the assumption that the channel states belong to a set of nite cardinality. We begin with the de nition...
Ron Dabora, Andrea J. Goldsmith