Sciweavers

3872 search results - page 58 / 775
» The Java memory model
Sort
View
ISQED
2010
IEEE
126views Hardware» more  ISQED 2010»
15 years 1 months ago
Modeling and verification of industrial flash memories
We present a method to abstract, formalize, and verify industrial flash memory implementations. Flash memories contain specialized transistors, e.g., floating gate and split gate d...
Sandip Ray, Jayanta Bhadra, Thomas Portlock, Ronal...
ISSS
2000
IEEE
91views Hardware» more  ISSS 2000»
15 years 4 months ago
Instruction-based System-level Power Evaluation of System-On-A-Chip Peripheral Cores
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
Tony Givargis, Frank Vahid, Jörg Henkel
OOPSLA
2010
Springer
14 years 10 months ago
Cross-language, type-safe, and transparent object sharing for co-located managed runtimes
As software becomes increasingly complex and difficult to analyze, it is more and more common for developers to use high-level, type-safe, object-oriented (OO) programming langua...
Michal Wegiel, Chandra Krintz
SAS
2009
Springer
172views Formal Methods» more  SAS 2009»
16 years 11 days ago
Type Analysis for JavaScript
JavaScript is the main scripting language for Web browsers, and it is essential to modern Web applications. Programmers have started using it for writing complex applications, but ...
Anders Møller, Peter Thiemann, Simon Holm J...
PPPJ
2006
ACM
15 years 5 months ago
Experiences with the development of a reverse engineering tool for UML sequence diagrams: a case study in modern Java developmen
The development of a tool for reconstructing UML sequence diagrams from executing Java programs is a challenging task. We implemented such a tool designed to analyze any kind of J...
Matthias Merdes, Dirk Dorsch