Sciweavers

1542 search results - page 48 / 309
» The Observational Power of Clocks
Sort
View
ICCAD
2004
IEEE
113views Hardware» more  ICCAD 2004»
15 years 6 months ago
Vdd programmability to reduce FPGA interconnect power
Power is an increasingly important design constraint for FPGAs in nanometer technologies. Because interconnect power is dominant in FPGAs, we design Vdd-programmable interconnect ...
Fei Li, Yan Lin, Lei He
ASPDAC
2009
ACM
255views Hardware» more  ASPDAC 2009»
15 years 4 months ago
A low-power FPGA based on autonomous fine-grain power-gating
— This is the first implementation of an FPGA based on autonomous fine-grain power-gating. To cut the power consumption of clock network and detect the activity of the cell e...
Shota Ishihara, Masanori Hariyama, Michitaka Kamey...
DATE
2002
IEEE
156views Hardware» more  DATE 2002»
15 years 2 months ago
Dynamic VTH Scaling Scheme for Active Leakage Power Reduction
We present a Dynamic VTH Scaling (DVTS) scheme to save the leakage power during active mode of the circuit. The power saving strategy of DVTS is similar to that of the Dynamic VDD...
Chris H. Kim, Kaushik Roy
DNA
2004
Springer
165views Bioinformatics» more  DNA 2004»
15 years 3 months ago
Computing by Observing Bio-systems: The Case of Sticker Systems
Abstract. A very common approach in chemistry and biology is to observe the progress of an experiment, and take the result of this observation as the final output. Inspired by thi...
Artiom Alhazov, Matteo Cavaliere
ATAL
2007
Springer
15 years 3 months ago
Knowledge and observations in the situation calculus
We present a powerful new account of multi-agent knowledge in the situation calculus and an effective reasoning procedure for handling knowledge queries. Our approach generalizes...
Ryan F. Kelly, Adrian R. Pearce