Sciweavers

506 search results - page 38 / 102
» The Packet Switching Brain
Sort
View
ISCAS
2006
IEEE
74views Hardware» more  ISCAS 2006»
15 years 3 months ago
NIUGAP: low latency network interface architecture with Gray code for networks-on-chip
— The implementation of a high-performance network-on-chip (NoC) requires an efficient design for the network interface unit (NIU) that connects the switched network to the IP c...
Daewook Kim, Manho Kim, Gerald E. Sobelman
CCR
2006
122views more  CCR 2006»
14 years 9 months ago
Low complexity, stable scheduling algorithms for networks of input queued switches with no or very low speed-up
The delay and throughput characteristics of a packet switch depend mainly on the queueing scheme and the scheduling algorithm deployed at the switch. Early research on scheduling ...
Claus Bauer
BROADNETS
2006
IEEE
15 years 3 months ago
SLIP-IN Architecture: A new Hybrid Optical Switching Scheme
— In this paper, we present a new hybrid switching architecture, termed as SLIP-IN, that combines electronic packet/burst with optical circuit switching. SLIP-IN architecture tak...
Kostas Ramantas, Kostas Christodoulopoulos, Kyriak...
ANCS
2006
ACM
15 years 3 months ago
Design of a web switch in a reconfigurable platform
The increase of the web traffic has created the need for web switches that are able to balance the traffic to the server farms based on their contents (e.g. layer 7 switching). In...
Christoforos Kachris, Stamatis Vassiliadis
AINA
2005
IEEE
15 years 3 months ago
Fast and Scalable Multi-TCAM Classification Engine for Wide Policy Table Lookup
With the explosive growth of Internet traffic, the next generation switches are designed to provide forwarding speed up to 10Gbps or above. To meet the challenges of delivering wi...
Nen-Fu Huang, Kwei-Bor Chen, Whai-En Chen