Sciweavers

506 search results - page 73 / 102
» The Packet Switching Brain
Sort
View
ERSA
2010
172views Hardware» more  ERSA 2010»
14 years 7 months ago
A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics
Interconnect architecture is a primary research issue for emerging many-core processors. Packet switched Networks-on-Chip (NoCs) are considered key to success but since they delive...
Heiner Giefers, Marco Platzner
INFOCOM
2009
IEEE
15 years 4 months ago
A Case for Decomposition of FIFO Networks
—Recent findings showing that the output of traffic flows at packet switches has similar characteristics as the corresponding input enable a decomposition analysis of a networ...
Florin Ciucu, Jörg Liebeherr
INFOCOM
2008
IEEE
15 years 4 months ago
A Device-Independent Router Model
Abstract—Several popular simulation and emulation environments fail to account for realistic packet forwarding behaviors of commercial switches and routers. Such simulation or em...
Roman Chertov, Sonia Fahmy, Ness B. Shroff
LCN
2008
IEEE
15 years 4 months ago
Short-term QoS provisioning in MPLS ingress nodes
— In this paper, we propose a new switching scheme to improve the short-term delay and the packet jitter for real-time traffic. Even though, the proposed scheme is general and ca...
Masoomeh Torabzadeh, Wessam Ajib
GLOBECOM
2007
IEEE
15 years 4 months ago
PEARS: A Power-Aware End-to-End Mobility Management Scheme
Abstract—SIGMA is an IP diversity-based mobility management scheme that aims to reduce handoff latency and packet loss of Mobile IP. In this paper, we propose a power-aware versi...
Surendra Sivagurunathan, Mohammed Atiquzzaman