Sciweavers

5640 search results - page 216 / 1128
» The Primacy of Process Architecture
Sort
View
121
Voted
IPPS
2002
IEEE
15 years 5 months ago
A SIMD Vectorizing Compiler for Digital Signal Processing Algorithms
Short vector SIMD instructions on recent microprocessors, such as SSE on Pentium III and 4, speed up code but are a major challenge to software developers. We present a compiler t...
Franz Franchetti, Markus Püschel
ISCA
2002
IEEE
95views Hardware» more  ISCA 2002»
15 years 5 months ago
An Instruction Set and Microarchitecture for Instruction Level Distributed Processing
An instruction set architecture (ISA) suitable for future microprocessor design constraints is proposed. The ISA has hierarchical register files with a small number of accumulator...
Ho-Seop Kim, James E. Smith
131
Voted
ISMAR
2002
IEEE
15 years 5 months ago
Circular Data Matrix Fiducial System and Robust Image Processing for a Wearable Vision-Inertial Self-Tracker
A wearable low-power hybrid vision-inertial tracker has been demonstrated based on a flexible sensor fusion core architecture, which allows easy reconfiguration by plugging-in dif...
Leonid Naimark, Eric Foxlin
87
Voted
WCRE
2002
IEEE
15 years 5 months ago
Exposing Data-Level Parallelism in Sequential Image Processing Algorithms
As new computer architectures are developed to exploit large-scale data-level parallelism, techniques are needed to retarget legacy sequential code to these platforms. Sequential ...
Lewis B. Baumstark Jr., Linda M. Wills
DAWAK
2000
Springer
15 years 5 months ago
Enhancing Preprocessing in Data-Intensive Domains using Online-Analytical Processing
Abstract The application of data mining algorithms needs a goal-oriented preprocessing of the data. In practical applications the preprocessing task is very time consuming and has ...
Alexander Maedche, Andreas Hotho, Markus Wiese