531 search results - page 38 / 107 » The Spec |
105
click to vote
IEEEPACT
2009
IEEE
15 years 6 months ago
2009
IEEE
Industry is moving towards multi-core designs as we have hit the memory and power walls. Multi-core designs are very effective to exploit thread-level parallelism (TLP) but do not...
MICRO
2009
IEEE
15 years 6 months ago
2009
IEEE
Efficient memory hierarchy design is critical due to the increasing gap between the speed of the processors and the memory. One of the sources of inefficiency in current caches is...
ARCS
2009
Springer
15 years 6 months ago
2009
Springer
In sampling based hotspot detection, performance engineers sample the running program periodically and record the Instruction Pointer (IP) addresses at the sampling. Empirically, f...
PDCAT
2009
Springer
15 years 6 months ago
2009
Springer
—We have proposed an auto-memoization processor. This processor automatically and dynamically memoizes both functions and loop iterations, and skips their execution by reusing th...
SIPEW
2009
Springer
15 years 6 months ago
2009
Springer
The contentious debates between RISC and CISC have died down, and a CISC ISA, the x86 continues to be popular. Nowadays, processors with CISC-ISAs translate the CISC instructions i...