531 search results - page 45 / 107 » The Spec |
ISPASS
2006
IEEE
15 years 5 months ago
2006
IEEE
Detailed microarchitectural simulators are not well suited for exploring large design spaces due to their excessive simulation times. We introduce AXCIS, a framework for fast and ...
MICRO
2006
IEEE
15 years 5 months ago
2006
IEEE
We present Adaptive Stream Detection, a simple technique for modulating the aggressiveness of a stream prefetcher to match a workload’s observed spatial locality. We use this co...
MICRO
2006
IEEE
15 years 5 months ago
2006
IEEE
Secure processor architecture enables tamper-proof protection on software that addresses many difficult security problems such as reverse-engineering prevention, trusted computing...
112
click to vote
MICRO
2006
IEEE
15 years 5 months ago
2006
IEEE
The superblock is a scheduling region which exposes instruction level parallelism beyond the basic block through speculative execution of instructions. In general, scheduling supe...
SCAM
2006
IEEE
15 years 5 months ago
2006
IEEE
Call graphs are widely used to represent calling relationships among methods. However, there is not much interest in calling relationships among library methods in many software e...