531 search results - page 82 / 107 » The Spec |
106
click to vote
ISCA
2006
IEEE
15 years 5 months ago
2006
IEEE
This paper presents CMP Cooperative Caching, a unified framework to manage a CMP’s aggregate on-chip cache resources. Cooperative caching combines the strengths of private and ...
133
click to vote
ISCA
2006
IEEE
15 years 5 months ago
2006
IEEE
Performance loss due to long-latency memory accesses can be reduced by servicing multiple memory accesses concurrently. The notion of generating and servicing long-latency cache m...
100
click to vote
ISCA
2006
IEEE
15 years 5 months ago
2006
IEEE
Level one cache normally resides on a processor’s critical path, which determines the clock frequency. Directmapped caches exhibit fast access time but poor hit rates compared w...
ISPASS
2006
IEEE
15 years 5 months ago
2006
IEEE
Current simulation-sampling techniques construct accurate model state for each measurement by continuously warming large microarchitectural structures (e.g., caches and the branch...
117
click to vote
ISPASS
2006
IEEE
15 years 5 months ago
2006
IEEE
Stride-based prefetching mechanisms exploit regular streams of memory accesses to hide memory latency. While these mechanisms are effective, they can be improved by studying the p...