4213 search results - page 140 / 843 » The Tau Parallel Performance System |
120
click to vote
JAL
2008
15 years 4 months ago
2008
Abstract. In the last few years, the microprocessors technologies have been definitely moving to multi-core architectures, in order to improve performances as well as reduce power ...
132
click to vote
ICS
2009
Tsinghua U.
15 years 11 months ago
2009
Tsinghua U.
Iterative stencil loops (ISLs) are used in many applications and tiling is a well-known technique to localize their computation. When ISLs are tiled across a parallel architecture...
111
click to vote
ICARCV
2008
IEEE
15 years 10 months ago
2008
IEEE
—This paper presents the controller synthesis for a fine actuation system of a 3-DOF micro parallel positioning platform. The platform is composed of a dual stage servo system fo...
155
click to vote
HPCA
2011
IEEE
14 years 8 months ago
2011
IEEE
As the web becomes the platform of choice for execution of more complex applications, a growing portion of computation is handed off by developers to the client side to reduce net...
132
click to vote
HPCN
1998
Springer
15 years 8 months ago
1998
Springer
The execution of an application on a high performance system requires parameters concerning the problem in hand, and those that determine the system mapping, to be specified by a ...