4213 search results - page 813 / 843 » The Tau Parallel Performance System |
109
Voted
SPAA
2009
ACM
16 years 26 days ago
2009
ACM
In this paper, we identify transaction-local memory as a major source of overhead from compiler instrumentation in software transactional memory (STM). Transaction-local memory is...
135
Voted
VEE
2009
ACM
15 years 10 months ago
2009
ACM
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...
140
Voted
DATE
2007
IEEE
15 years 10 months ago
2007
IEEE
In a parallel system with multiple CPUs, one of the key problems is to assign loop iterations to processors. This problem, known as the loop scheduling problem, has been studied i...
136
Voted
CASES
2006
ACM
15 years 9 months ago
2006
ACM
Technology trends have led to the advent of multi-core chips in the form of both general-purpose chip multiprocessors (CMPs) and embedded multi-processor systems-on-a-chip (MPSoCs...
150
Voted
VLBV
2005
Springer
15 years 9 months ago
2005
Springer
In this paper, we compare temporal layered coding (TLC), as well as single-state coding (SSC), to multi-state video coding (MSVC) in the context of lossy video communications. MSV...