4213 search results - page 814 / 843 » The Tau Parallel Performance System |
109
click to vote
ICNP
2003
IEEE
15 years 7 months ago
2003
IEEE
TCP performs poorly on paths that reorder packets significantly, where it misinterprets out-of-order delivery as packet loss. The sender responds with a fast retransmit though no...
134
click to vote
RTCSA
2003
IEEE
15 years 7 months ago
2003
IEEE
Network of workstation (NOW) is a cost-effective alternative to massively parallel supercomputers. As commercially available off-theshelf processors become cheaper and faster, it...
128
click to vote
DATE
2010
IEEE
15 years 7 months ago
2010
IEEE
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
146
click to vote
PPL
2008
15 years 1 months ago
2008
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
117
click to vote
TC
2008
15 years 1 months ago
2008
To support dynamic address translation in today's microprocessors, the first-level cache is accessed in parallel with a translation lookaside buffer (TLB). However, this curre...