Sciweavers

4213 search results - page 825 / 843
» The Tau Parallel Performance System
Sort
View
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
15 years 8 months ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
IUI
2006
ACM
15 years 7 months ago
SWISH: semantic analysis of window titles and switching history
Information workers are often involved in multiple tasks and activities that they must perform in parallel or in rapid succession. In consequence, task management itself becomes y...
Nuria Oliver, Greg Smith, Chintan Thakkar, Arun C....
123
Voted
IEEEPACT
2005
IEEE
15 years 7 months ago
Trace Cache Sampling Filter
This paper presents a new technique for efficient usage of small trace caches. A trace cache can significantly increase the performance of wide out-oforder processors, but to be e...
Michael Behar, Avi Mendelson, Avinoam Kolodny
IEEEPACT
2005
IEEE
15 years 7 months ago
Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver significantly improved system throughput, single-thr...
Huiyang Zhou
ICPPW
2002
IEEE
15 years 6 months ago
A Fast Handoff Scheme For IP over Bluetooth
Recently, the low price and the small size of the mobile device makes a great success in personal mobile communication. A lot of people use a cell phone, PDA, and laptop computer ...
Sang-Hun Chung, Hyunsoo Yoon, Jung Wan Cho