Sciweavers

8468 search results - page 1597 / 1694
» The Technology of Data Stashing
Sort
View
EUROSYS
2007
ACM
15 years 7 months ago
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
David K. Tam, Reza Azimi, Michael Stumm
ICCAD
2005
IEEE
147views Hardware» more  ICCAD 2005»
15 years 6 months ago
NoCEE: energy macro-model extraction methodology for network on chip routers
In this paper we present NoCEE, a fast and accurate method for extracting energy models for packet-switched Network on Chip (NoC) routers. Linear regression is used to model the r...
Jeremy Chan, Sri Parameswaran
ICCAD
2003
IEEE
152views Hardware» more  ICCAD 2003»
15 years 6 months ago
Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches
On-chip L1 and L2 caches represent a sizeable fraction of the total power consumption of microprocessors. In deep sub-micron technology, the subthreshold leakage power is becoming...
Nam Sung Kim, David Blaauw, Trevor N. Mudge
ASPLOS
2010
ACM
15 years 4 months ago
Virtualized and flexible ECC for main memory
We present a general scheme for virtualizing main memory errorcorrection mechanisms, which map redundant information needed to correct errors into the memory namespace itself. We ...
Doe Hyun Yoon, Mattan Erez
CHI
2010
ACM
15 years 4 months ago
Individual models of color differentiation to improve interpretability of information visualization
Color is commonly used to represent categories and values in many computer applications, but differentiating these colors can be difficult in many situations (e.g., for users with...
David R. Flatla, Carl Gutwin
« Prev « First page 1597 / 1694 Last » Next »