Sciweavers

4679 search results - page 84 / 936
» The Timely Computing Base Model and Architecture
Sort
View
ISCA
1998
IEEE
125views Hardware» more  ISCA 1998»
15 years 2 months ago
Active Pages: A Computation Model for Intelligent Memory
Microprocessors and memory systems su er from a growing gap in performance. We introduce Active Pages, a computation model which addresses this gap by shifting data-intensive comp...
Mark Oskin, Frederic T. Chong, Timothy Sherwood
DAC
1998
ACM
15 years 2 months ago
OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification
—Functional simulation is still the primary workhorse for verifying the functional correctness of hardware designs. Functional verification is necessarily incomplete because it i...
Farzan Fallah, Srinivas Devadas, Kurt Keutzer
ECBS
2007
IEEE
161views Hardware» more  ECBS 2007»
14 years 11 months ago
Alert Fusion for a Computer Host Based Intrusion Detection System
Intrusions impose tremendous threats to today’s computer hosts. Intrusions using security breaches to achieve unauthorized access or misuse of critical information can have cata...
Chuan Feng, Jianfeng Peng, Haiyan Qiao, Jerzy W. R...
ISVC
2007
Springer
15 years 3 months ago
A Vision-Based Architecture for Intent Recognition
Abstract. Understanding intent is an important aspect of communication among people and is an essential component of the human cognitive system. This capability is particularly rel...
Alireza Tavakkoli, Richard Kelley, Christopher Kin...
HPCC
2005
Springer
15 years 3 months ago
Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making...
Francisco J. Villa, Manuel E. Acacio, José ...