Sciweavers

4679 search results - page 95 / 936
» The Timely Computing Base Model and Architecture
Sort
View
IWNAS
2008
IEEE
15 years 4 months ago
Accurate Performance Modeling and Guidance to the Adoption of an Inconsistency Detection Framework
With the increased popularity of replica-based services in distributed systems such as the Grid, consistency control among replicas becomes more and more important. To this end, I...
Yijun Lu, Xueming Li, Hong Jiang
PPOPP
2009
ACM
15 years 10 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader
ERSA
2010
153views Hardware» more  ERSA 2010»
14 years 7 months ago
VAPRES: A Customizable and Flexible Base Architecture for Partially Reconfigurable Systems
- Partial reconfiguration (PR) enhances traditional FPGA-based high-performance reconfigurable computing by providing additional benefits such as reduced area and memory requiremen...
Ann Gordon-Ross, Abelardo Jara-Berrocal
DATE
2003
IEEE
122views Hardware» more  DATE 2003»
15 years 3 months ago
A General Framework for Analysing System Properties in Platform-Based Embedded System Designs
We present a framework (Real-Time Calculus) for analysing various system properties pertaining to timing analysis, loads on various components and on-chip buffer memory requiremen...
Samarjit Chakraborty, Simon Künzli, Lothar Th...
TNN
2011
126views more  TNN 2011»
14 years 4 months ago
Video Time Encoding Machines
—We investigate architectures for time encoding and time decoding of visual stimuli such as natural and synthetic video streams (movies, animation). The architecture for time enc...
Aurel A. Lazar, Eftychios A. Pnevmatikakis