Sciweavers

1439 search results - page 236 / 288
» The Virtual Museum of Architecture
Sort
View
DSN
2005
IEEE
15 years 5 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh
VEE
2005
ACM
143views Virtualization» more  VEE 2005»
15 years 5 months ago
Optimized interval splitting in a linear scan register allocator
We present an optimized implementation of the linear scan register allocation algorithm for Sun Microsystems’ Java HotSpotTM client compiler. Linear scan register allocation is ...
Christian Wimmer, Hanspeter Mössenböck
HPCA
1998
IEEE
15 years 4 months ago
Enhancing Memory Use in Simple Coma: Multiplexed Simple Coma
Scalable shared-memory multiprocessors that are designed as Cache-Only Memory Architectures Coma allow automatic replication and migration of data in the main memory. This enhance...
Sujoy Basu, Josep Torrellas
VISUALIZATION
1992
IEEE
15 years 3 months ago
Display of Scientific Data Structures for Algorithm Visualization
algorithms as networks of modules. The data flow architecture is popular because of the flexibility of mixing calculation modules with display modules, and because of its easy grap...
William L. Hibbard, Charles R. Dyer, Brian E. Paul
ICC
2007
IEEE
15 years 3 months ago
The Impact of Avatar Mobility on Distributed Server Assignment for Delivering Mobile Immersive Communication Environment
In our previous work, we proposed a distributed server architecture to deliver multi-party immersive voice communication service to mobile clients (e.g. Sony PSP) accessing a Distr...
Ying Peng Que, Farzad Safaei, Paul Boustead