Sciweavers

862 search results - page 51 / 173
» The amorphous FPGA architecture
Sort
View
FPGA
2008
ACM
191views FPGA» more  FPGA 2008»
14 years 11 months ago
A hardware framework for the fast generation of multiple long-period random number streams
Stochastic simulations and other scientific applications that depend on random numbers are increasingly implemented in a parallelized manner in programmable logic. High-quality ps...
Ishaan L. Dalal, Deian Stefan
FPGA
2011
ACM
401views FPGA» more  FPGA 2011»
14 years 1 months ago
LegUp: high-level synthesis for FPGA-based processor/accelerator systems
In this paper, we introduce a new open source high-level synthesis tool called LegUp that allows software techniques to be used for hardware design. LegUp accepts a standard C pro...
Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zh...
FPGA
2004
ACM
119views FPGA» more  FPGA 2004»
15 years 3 months ago
A quantitative analysis of the speedup factors of FPGAs over processors
The speedup over a microprocessor that can be achieved by implementing some programs on an FPGA has been extensively reported. This paper presents an analysis, both quantitative a...
Zhi Guo, Walid A. Najjar, Frank Vahid, Kees A. Vis...
ICMCS
2005
IEEE
77views Multimedia» more  ICMCS 2005»
15 years 3 months ago
A quarter pel full search block motion estimation architecture for H.264/AVC
This paper presents a novel quarter pel full search block motion estimation architecture for H.264/AVC encoder. The proposed architecture is capable of calculating all 41 motion v...
Choudhury A. Rahman, Wael M. Badawy
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
15 years 3 months ago
Divide and concatenate: a scalable hardware architecture for universal MAC
We present a cryptographic architecture optimization technique called divide-and-concatenate based on two observations: (i) the area of a multiplier and associated data path decre...
Bo Yang, Ramesh Karri, David A. McGrew