Sciweavers

862 search results - page 84 / 173
» The amorphous FPGA architecture
Sort
View
IPPS
2006
IEEE
15 years 3 months ago
Investigation into programmability for layer 2 protocol frame delineation architectures
This paper presents the design and study of reconfigurable architectures for two data-link layer frame delineation techniques used for ATM and GFP. The architectures are targeted ...
Ciaran Toal, Sakir Sezer
ICCD
2001
IEEE
112views Hardware» more  ICCD 2001»
15 years 6 months ago
MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor
This paper describes an experiment which aims to reveal the potential impact on performance yielded by augmenting a TriMedia-CPU64 processor with a multiple-context FPGA core. We ...
Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, ...
FPGA
2001
ACM
123views FPGA» more  FPGA 2001»
15 years 2 months ago
Matching and searching analysis for parallel hardware implementation on FPGAs
Matching and searching computations play an important role in the indexing of data. These computations are typically encoded in very tight loops with a single index variable and a...
Pablo Moisset, Pedro C. Diniz, Joonseok Park
FPGA
2000
ACM
128views FPGA» more  FPGA 2000»
15 years 1 months ago
Factoring large numbers with programmable hardware
The fastest known algorithms for factoring large numbers share a core sieving technique. The sieving cores find numbers that are completely factored over a prime base set raised t...
Hea Joung Kim, William H. Mangione-Smith
FPGA
2000
ACM
168views FPGA» more  FPGA 2000»
15 years 1 months ago
A benchmark suite for evaluating configurable computing systems--status, reflections, and future directions
This paper presents a benchmark suite for evaluating a configurable computing system's infrastructure, both tools and architecture. A novel aspect of this work is the use of ...
S. Kumar, Luiz Pires, Subburajan Ponnuswamy, C. Na...