Sciweavers

761 search results - page 99 / 153
» The art of multiprocessor programming
Sort
View
CGO
2009
IEEE
15 years 6 months ago
Automatic Feature Generation for Machine Learning Based Optimizing Compilation
Recent work has shown that machine learning can automate and in some cases outperform hand crafted compiler optimizations. Central to such an approach is that machine learning tec...
Hugh Leather, Edwin V. Bonilla, Michael O'Boyle
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
15 years 6 months ago
Instruction trace compression for rapid instruction cache simulation
Modern Application Specific Instruction Set Processors (ASIPs) have customizable caches, where the size, associativity and line size can all be customized to suit a particular ap...
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Param...
TGC
2005
Springer
15 years 5 months ago
Concurrency Among Strangers
Programmers write programs, expressing plans for machines to execute. When composed so that they may cooperate, plans may instead interfere with each other in unanticipated ways. P...
Mark S. Miller, Eric Dean Tribble, Jonathan S. Sha...
PPOPP
2005
ACM
15 years 5 months ago
Exposing speculative thread parallelism in SPEC2000
As increasing the performance of single-threaded processors becomes increasingly difficult, consumer desktop processors are moving toward multi-core designs. One way to enhance th...
Manohar K. Prabhu, Kunle Olukotun
ASPLOS
2000
ACM
15 years 4 months ago
Architecture and design of AlphaServer GS320
This paper describes the architecture and implementation of the AlphaServer GS320, a cache-coherent non-uniform memory access multiprocessor developed at Compaq. The AlphaServer G...
Kourosh Gharachorloo, Madhu Sharma, Simon Steely, ...