Sciweavers

9325 search results - page 1600 / 1865
» The decentralized implementability problem
Sort
View
ICECCS
2010
IEEE
219views Hardware» more  ICECCS 2010»
15 years 4 months ago
Comparison of Six Ways to Extend the Scope of Cheddar to AADL v2 with Osate
Abstract—Cheddar is a framework dedicated to the specification of real-time schedulers, and to their analysis by simulation. It is developed in Ada. Some parts of its modular ar...
Mickaël Kerboeuf, Alain Plantec, Frank Singho...
EUROPAR
2010
Springer
15 years 4 months ago
Optimized On-Chip-Pipelined Mergesort on the Cell/B.E
Abstract. Limited bandwidth to off-chip main memory is a performance bottleneck in chip multiprocessors for streaming computations, such as Cell/B.E., and this will become even mor...
Rikard Hultén, Christoph W. Kessler, Jö...
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
15 years 4 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
ADHOC
2008
103views more  ADHOC 2008»
15 years 4 months ago
Impact of sensor-enhanced mobility prediction on the design of energy-efficient localization
Energy efficiency and positional accuracy are often contradictive goals. We propose to decrease power consumption without sacrificing significant accuracy by developing an energy-...
Chuang-Wen You, Polly Huang, Hao-Hua Chu, Yi-Chao ...
BMCBI
2010
87views more  BMCBI 2010»
15 years 4 months ago
poolMC: Smart pooling of mRNA samples in microarray experiments
Background: Typically, pooling of mRNA samples in microarray experiments implies mixing mRNA from several biological-replicate samples before hybridization onto a microarray chip....
Raghunandan M. Kainkaryam, Angela Bruex, Anna C. G...
« Prev « First page 1600 / 1865 Last » Next »