Sciweavers

352 search results - page 38 / 71
» The design and utility of the ML-RSIM system simulator
Sort
View
SIGMETRICS
2008
ACM
214views Hardware» more  SIGMETRICS 2008»
14 years 11 months ago
HMTT: a platform independent full-system memory trace monitoring system
Memory trace analysis is an important technology for architecture research, system software (i.e., OS, compiler) optimization, and application performance improvements. Many appro...
Yungang Bao, Mingyu Chen, Yuan Ruan, Li Liu, Jianp...
DSD
2010
IEEE
221views Hardware» more  DSD 2010»
14 years 9 months ago
Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jea...
SASO
2009
IEEE
15 years 6 months ago
Myconet: A Fungi-Inspired Model for Superpeer-Based Peer-to-Peer Overlay Topologies
Abstract—Unstructured peer-to-peer networks can be extremely flexible, but, because of size, complexity, and high variability in peers’ capacity and reliability, it is a conti...
Paul L. Snyder, Rachel Greenstadt, Giuseppe Valett...
TMC
2008
110views more  TMC 2008»
14 years 11 months ago
Understanding the Impact of Interference on Collaborative Relays
Collaborative relays achieve the benefits of spatial diversity without requiring physical antenna arrays at end devices. While many studies have demonstrated its effectiveness in a...
Yan Zhu, Haitao Zheng
IEEEPACT
2009
IEEE
15 years 6 months ago
DDCache: Decoupled and Delegable Cache Data and Metadata
Abstract—In order to harness the full compute power of manycore processors, future designs must focus on effective utilization of on-chip cache and bandwidth resources. In this p...
Hemayet Hossain, Sandhya Dwarkadas, Michael C. Hua...