Sciweavers

922 search results - page 162 / 185
» The design of a task parallel library
Sort
View
DAC
2010
ACM
15 years 3 months ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
ANLP
1997
110views more  ANLP 1997»
15 years 1 months ago
Automating NL Appointment Scheduling with COSMA
Appointment scheduling is a problem faced daily by many individuals and organizations. Cooperating agent systems have been developed to partially automate this task. In order to e...
Stephan Busemann
SIGARCH
2008
107views more  SIGARCH 2008»
14 years 11 months ago
Multitasking workload scheduling on flexible core chip multiprocessors
While technology trends have ushered in the age of chip multiprocessors (CMP) and enabled designers to place an increasing number of cores on chip, a fundamental question is what ...
Divya Gulati, Changkyu Kim, Simha Sethumadhavan, S...
CHI
2007
ACM
16 years 4 days ago
Keystroke-level model for advanced mobile phone interaction
The design of applications using mobile devices needs a different quality assessment than those known for desktop applications. Of the many aspects that have to be taken into acco...
Paul Holleis, Friederike Otto, Heinrich Hussmann, ...
SC
2009
ACM
15 years 6 months ago
Lessons learned from a year's worth of benchmarks of large data clouds
In this paper, we discuss some of the lessons that we have learned working with the Hadoop and Sector/Sphere systems. Both of these systems are cloud-based systems designed to sup...
Yunhong Gu, Robert L. Grossman