Sciweavers

922 search results - page 163 / 185
» The design of a task parallel library
Sort
View
ASPDAC
2006
ACM
133views Hardware» more  ASPDAC 2006»
15 years 5 months ago
High-level architecture exploration for MPEG4 encoder with custom parameters
Abstract - this paper proposes the use of a high-level architecture exploration method for different MPEG4 video encoders using different customization parameters. The targeted arc...
Marius Bonaciu, Aimen Bouchhima, Mohamed-Wassim Yo...
IUI
2009
ACM
15 years 4 months ago
Simplified facial animation control utilizing novel input devices: a comparative study
Editing facial expressions of virtual characters is quite a complex task. The face is made up of many muscles, which are partly activated concurrently. Virtual faces with human exp...
Nikolaus Bee, Bernhard Falk, Elisabeth André
ISSS
1998
IEEE
120views Hardware» more  ISSS 1998»
15 years 4 months ago
Application of Instruction Analysis/Synthesis Tools to x86's Functional Unit Allocation
Designing a cost effective superscalar architecture for x86 compatible microprocessors is a challenging task in terms of both technical difficulty and commercial value. One of the...
Ing-Jer Huang, Ping-Huei Xie
MASCOTS
2007
15 years 1 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
CORR
2007
Springer
127views Education» more  CORR 2007»
14 years 11 months ago
Common Reusable Verification Environment for BCA and RTL Models
This paper deals with a common verification methodology and environment for SystemC BCA and RTL models. The aim is to save effort by avoiding the same work done twice by different...
Giuseppe Falconeri, Walid Naifer, Nizar Romdhane