Sciweavers

1454 search results - page 126 / 291
» The impact of the nanoscale on computing systems
Sort
View
DSN
2006
IEEE
15 years 4 months ago
Improving BGP Convergence Delay for Large-Scale Failures
Border Gateway Protocol (BGP) is the standard routing protocol used in the Internet for routing packets between the Autonomous Systems (ASes). It is known that BGP can take hundre...
Amit Sahoo, Krishna Kant, Prasant Mohapatra
DAC
2005
ACM
14 years 12 months ago
Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility
In this paper we present the impact of dynamically translating any sequence of instructions into combinational logic. The proposed approach combines a reconfigurable architecture ...
Antonio Carlos Schneider Beck, Luigi Carro
ICDCSW
2011
IEEE
13 years 9 months ago
SenSec: A Scalable and Accurate Framework for Wireless Sensor Network Security Evaluation
—Developing secure wireless sensor networks (WSNs) is a complex process that involves careful design of attack test cases and security countermeasures, as well as meaningful eval...
Yi-Tao Wang, Rajive Bagrodia
ASPLOS
2012
ACM
13 years 5 months ago
DreamWeaver: architectural support for deep sleep
Numerous data center services exhibit low average utilization leading to poor energy efficiency. Although CPU voltage and frequency scaling historically has been an effective mea...
David Meisner, Thomas F. Wenisch
VLSID
2002
IEEE
105views VLSI» more  VLSID 2002»
15 years 10 months ago
A Heuristic for Clock Selection in High-Level Synthesis
Clock selection has a significant impact on the performance and quality of designs in high-level synthesis. In most synthesis systems, a convenient value of the clock is chosen or...
J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahm...