132 search results - page 6 / 27 » Three-Dimensional Cache Design Exploration Using 3DCacti |
112
click to vote
SBACPAD
2003
IEEE
15 years 4 months ago
2003
IEEE
This paper presents the cache configuration exploration of a programmable system, in order to find the best matching between the architecture and a given application. Here, prog...
TCAD
2008
14 years 10 months ago
2008
Soft-error induced reliability problems have become a major challenge in designing new generation microprocessors. Due to the on-chip caches' dominant share in die area and tr...
106
click to vote
ICCD
1999
IEEE
15 years 3 months ago
1999
IEEE
This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compresse...
CODES
2007
IEEE
15 years 5 months ago
2007
IEEE
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability i...
GLVLSI
2005
IEEE
15 years 4 months ago
2005
IEEE
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache’s high impact on system performance and power, and because of th...