Sciweavers

26 search results - page 6 / 6
» Tiling Imperfectly-Nested Loop Nests
Sort
View
ISHPC
2003
Springer
15 years 3 months ago
Code and Data Transformations for Improving Shared Cache Performance on SMT Processors
Simultaneous multithreaded processors use shared on-chip caches, which yield better cost-performance ratios. Sharing a cache between simultaneously executing threads causes excessi...
Dimitrios S. Nikolopoulos